Mumbai, India
RTL/FPGA Design and Verification engineer
0 Feedback
Local Time - 07:32 PM
About Me
I am Muralikumar jha, i have done PG-in VLSI RTL/FPGA Design and Verification engineer. i Have 1+ Year of Experience .
i have Excellent skill of Verilog ,SV,UVM,C/C++,PERL/SHELL,Digital design,FPGA,STA, AMBA AHB/APB ,I2C.
My Expertise
Explore & Appreciate my Work
Muralikumar Jha has not added any portfolio
My Project History & Feedbacks
My Endorsements
Muralikumar Jha hasn't been endorsed yet
My Education
Work Experience
Certifications
$1/hr
Total Earnings
$ 0
Projects Completed
0
Services Delivered
0
Buyer worked with
0
Feedbacks
0
Followers
Total Refund
0
Contest Completed
0
Member since
My Articles
No Articles Posted
Top Freelancers by skill & country
Top Freelancers by city
Copyright © 2024 | Truelancer.com